

FIG. 1

08/733831-022007




FIG. 2




FIGURE 3

08733831 0320097





FIGURE 4

FIGURE 5



to memory system

to working registers





FIG. 6a)




FIG. 6b)




FIG. 6c)




fig. 1

logical iterations										memory data			
0										1	2	3	
APLD a0 -> APB[0] APLD b0 -> APB[1] .													
APLD a1 -> APB[4] APLD b1 -> APB[5] .													APB[0] = a0
APMV a0 APMV b0 FMUL .											APLD a2 -> APB[8] APLD b2 -> APB[9] .		APB[1] = b0
APMV a1 APMV b1 FMUL .												APLD a3 -> APB[12] APLD b3 -> APB[13] .	APB[5] = b1
STORE c0											APMV a2 .		APB[8] = a2
													APB[12] = a3 APB[9] = b2 APB[13] = b3
										STORE c1	APMV b2 FMUL .		
												APMV a3 APMV b3 FMUL .	
											STORE c2		
													STORE c3